Renewable energy (RE)-based power generation systems and modern manufacturing facilities utilize a wide variety of power converters based on high-frequency power electronic devices and complex switching technologies. This has resulted in a noticeable degradation in the power quality (PQ) of power systems. To solve the aforementioned problem, advanced active power filters (APFs) with improved system performance and properly designed switching devices and control algorithms can provide a promising solution because an APF can compensate for voltage sag, harmonic currents, current imbalance, and active and reactive powers individually or simultaneously. This paper demonstrates, for the first time, the detailed design procedure and performance of a digitally controlled 2 kVA three-phase shunt APF system using gallium nitride (GaN) high electron mobility transistors (HEMTs). The designed digital control scheme consists of three type II controllers with a digital signal processor (DSP) as the control core. Using the proposed APF and control algorithms, fast and accurate compensation for harmonics, imbalance, and reactive power is achieved in both simulation and hardware tests, demonstrating the feasibility and effectiveness of the proposed system. Moreover, GaN HEMTs allow the system to achieve up to 97.2% efficiency.
Introduction
In recent years, the rapid increase in the penetration level of renewable energy (RE)-based distributed power generation (DPG) has resulted in noticeable degradation in the voltage stability and power quality (PQ) of existing power systems. The intrinsic features of DPG systems include (1) intermittent power flow caused by the utilization of maximum power point tracking (MPPT) control functions and (2) harmonic current injections caused by various power converters using switching type control techniques. Moreover, modern technologies such as automatic manufacturing systems (AMS), Internet of Things (IoT), and Industry 4.0 require a large number of power converters based on high-switching frequency power electronic devices. It can be imagined that the combination of a variety of different harmonics in load currents and unbalanced active and reactive powers can negatively affect the PQ of power networks. In practice, there are a number of compensating schemes and devices commonly used for PQ improvement applications, such as capacitor banks, passive filters, series active power filters, shunt active power filters and their combinations. Of the reported methods, the active power filter (APF) is a very widely adopted solution because, with appropriate control strategy, it is capable of providing simultaneous compensation for voltage sag, harmonic current, imbalance, and active and reactive powers. Moreover, with an external energy source and/or energy storage devices, it can also be used as an uninterruptable power supply (UPS). The main unit of an APF system is a power converter that performs the desired PQ control functions though proper
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GaN-Based Three-Phase Active Power Filter
The main power electronic circuit in a three-phase shunt APF system is a three-phase inverter. The main control functions in an APF are to adjust the DC link voltage of the three-phase inverter to the rated value and to compensate reactive power, unbalanced current and harmonic components of the load as required. The circuit architecture of the proposed three-phase inverter is shown in Figure 1 . The DC link voltage control adopts dual-loop control schemes, where the inner loop controls inductor currents, and the outer loop controls DC link voltage. By controlling the inductor currents, the goals of regulating DC link voltage and compensating harmonics, unbalanced and reactive components of load currents can be achieved. The circuit specifications of the proposed three-phase inverter developed in this paper are the following: the three-phase line to line voltage of the grid = 110 Vrms, grid frequency = 60 Hz, rated power = 2 kVA, DC link voltage = 200 V, switching frequency = 50-100 kHz, DC voltage sensing factor = 0.012, AC current sensing factor = 0.05, AC voltage sensing factor = 0.0062, and DC voltage variation limit = 1%.
Design of Direct Current (DC) Capacitor and Filter Inductors
The main function of the DC link capacitor is to stabilize DC link voltage. If the DC link capacitance is too large, the dynamic response of the DC link voltage will be slow, and the cost of the APF hardware system will be increased; if the DC capacitor is too small, it will be difficult to suppress the disturbance caused by external power flow. In order to design the appropriate size of the capacitor, we first define instantaneous power of the DC link: 
where Vdc and Idc represent DC voltage and current, respectively, which can both be separated into their respective DC components ( dc V and dc I ) and AC components ( dc V  and dc I  ). In order to simplify the analysis, we make three assumptions: the conversion efficiency of the three-phase inverter is 100%, dc V  is considered zero, and dc I is considered zero because dc I  is generally far larger than dc I . As a result, we obtain the following: The circuit specifications of the proposed three-phase inverter developed in this paper are the following: the three-phase line to line voltage of the grid = 110 V rms , grid frequency = 60 Hz, rated power = 2 kVA, DC link voltage = 200 V, switching frequency = 50-100 kHz, DC voltage sensing factor = 0.012, AC current sensing factor = 0.05, AC voltage sensing factor = 0.0062, and DC voltage variation limit = 1%.
The main function of the DC link capacitor is to stabilize DC link voltage. If the DC link capacitance is too large, the dynamic response of the DC link voltage will be slow, and the cost of the APF hardware system will be increased; if the DC capacitor is too small, it will be difficult to suppress the disturbance caused by external power flow. In order to design the appropriate size of the capacitor, we first define instantaneous power of the DC link:
where V dc and I dc represent DC voltage and current, respectively, which can both be separated into their respective DC components (V dc and I dc ) and AC components ( V dc and I dc ). In order to simplify the analysis, we make three assumptions: the conversion efficiency of the three-phase inverter is 100%, V dc is considered zero, and I dc is considered zero because I dc is generally far larger than I dc . As a result, we obtain the following:
where C dc represents DC link capacitance. Then, we obtain the voltage variation of the DC link capacitor:
where t 0 P dc (t)dt represents the capacity of the three-phase inverter. Then, we obtain DC link capacitance:
where f sw represents the switching frequency. It should be noted that if an electrolytic capacitor were used for this APF design case, a higher capacitor specification will be required. The function of the filter inductors is to filter out current ripples caused by the switching of the shunt three-phase inverter. Large inductances suppress the ripples of inductor currents but reduce the response speed of current controllers. On the other hand, although small inductances improve the response speed of the current controller, they cause large current ripples. Therefore, the inductances can be adjusted according to the actual situation. In order to design the filter inductances, we first need the following inductor voltage equation:
where L sh represents inductance value, and i sh represents inductor current. According to the relationship between voltage and current on an inductor, (5) can be expressed as follows.
where ∆I sh represents shunt inductor current ripple, D represents duty cycle, T sw represents switching period, and V grid represents grid voltage. The duty cycle can be expressed the following:
where m a represents modulation factor and equals modulation signal divided by triangular wave amplitude (v con /v tri ). Then, we get output AC voltage:
Substituting (7) and (8) into (6) yields the following:
Then, we differentiate (9) and let the result be zero in order to obtain the maximum value of inductor current ripple:
As a result,
Lastly, substituting (11) into (9) yields the following equation:
According to the circuit specifications of the three-phase inverter and commonly assumed inductor current ripple, 10% of output current, it is calculated that the required inductance should be at least larger than 500 µH.
Mathematical Modeling and Controller's Design for GaN-Based Shunt APF
Mathematical Modeling
The mathematical model of the shunt-connected three-phase inverter can be derived according to Figure 1 . First, the following equations are obtained with Kirchhoff's voltage law:
where i sh_a , i sh_b , and i sh_c represent three-phase inductor currents, v AN , v BN , and v CN represent switching point voltages, V grid_a , V grid_b , and V grid_c represent three-phase grid voltages, and v nN represents the voltage between the grid ground and the inverter ground. Also, the three-phase three-wire system satisfies the following condition:
As a result, v nN can be expressed as the following:
Substituting Equation (17) into Equations (13)-(15) yields the following:
In this study, pulse width modulation (PWM) is used in the control, where the three-phase modulation signals v cona , v conb , and v conc are compared with v tri respectively to trigger the switches of all three switching legs. The output voltages of the switching legs can be expressed as follows:
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Substituting Equations (19)-(21) into Equation (18) and letting V dc /2V tri = K pwm yield the following:
Using SRF theory, Equation (22) can be converted into the following:
Design of Current Controllers
According to Equation (23), we can obtain block diagrams of direct-quadrature axis (d-q axis) current loops with type-II controllers as shown in Figures 2 and 3 , where k s and k v represent AC current and voltage-sensing factors, respectively. Under ideal feed-forward conditions, the transfer function of current loop (d-axis or q-axis) is as follows:
The transfer function of the adopted type II controller, which consists of a proportional-integral (PI) controller and a low pass filter (LPF), is as follows:
The loop gain can be expressed as follows:
Substituting Equations (19)-(21) into Equation (18) and letting Vdc/2Vtri = Kpwm yield the following: 
According to Equation (23), we can obtain block diagrams of direct-quadrature axis (d-q axis) current loops with type-II controllers as shown in Figures 2 and 3 , where ks and kv represent AC current and voltage-sensing factors, respectively. Under ideal feed-forward conditions, the transfer function of current loop (d-axis or q-axis) is as follows:
The loop gain can be expressed as follows: In this application case, the crossover frequency of a Type II controller is designed within the range of 1/4 to 1/10 of the switching frequency. This paper chooses the controller crossover frequency to be 1/10 of the switching frequency, the zero is designed at 1/4 of the crossover frequency, and the cut-off frequency of the LPF is designed to be 15 kHz:
(28)
It follows that the gain of the plant at crossover frequency (GainHi) is as follows: (30)
The gain of the controller at crossover frequency (GainGi1) is as follows: 
Then, the required gain for compensation at crossover frequency can be calculated:
Finally, the transfer function is obtained as follows:
The designed kP and kI are 16.0633 and 2.5232956, respectively. Figure 4 shows the Bode plot of the controller and plant, where the designed phase margin is 58 degrees. In this application case, the crossover frequency of a Type II controller is designed within the range of 1/4 to 1/10 of the switching frequency. This paper chooses the controller crossover frequency to be 1/10 of the switching frequency, the zero is designed at 1/4 of the crossover frequency, and the cut-off frequency of the LPF is designed to be 15 kHz:
It follows that the gain of the plant at crossover frequency (Gain Hi ) is as follows:
The gain of the controller at crossover frequency (Gain Gi1 ) is as follows:
The designed k P and k I are 16.0633 and 2.5232956, respectively. Figure 4 shows the Bode plot of the controller and plant, where the designed phase margin is 58 degrees. 
Design of DC Link Voltage Controller
The DC link voltage control loop regulates the real power balancing between the alternating current (AC) and DC terminals of the three-phase inverter. By ignoring steady-state operating point, we can obtain equivalent small signal model of the voltage loop as shown in Figure 5 . The instantaneous AC power at the AC side can be defined as follows:
where Vm and Im represent the maximum voltage and current under dq axes, respectively. According to trigonometric functions, Equation (34) can be simplified as follows:
Mapping the AC side signals onto the DC side and assuming that the inverter is lossless, we obtain the following:
Then, we can obtain the relationship between the DC side current and the AC side current: 
The DC link voltage control loop regulates the real power balancing between the alternating current (AC) and DC terminals of the three-phase inverter. By ignoring steady-state operating point, we can obtain equivalent small signal model of the voltage loop as shown in Figure 5 . 
Then, we can obtain the relationship between the DC side current and the AC side current: The instantaneous AC power at the AC side can be defined as follows:
where V m and I m represent the maximum voltage and current under dq axes, respectively. According to trigonometric functions, Equation (34) can be simplified as follows:
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Then, we can obtain the relationship between the DC side current and the AC side current:
where k dc represents the conversion factor from AC side to DC side. According to Equations (38) and (39), we can obtain the transfer function of DC side voltage:
According to the above derivations, we can obtain the block diagram of a DC link voltage control loop with a type-II controller as shown in Figure 6 , where k vd and k s represent the sensing factors of DC voltage and AC current, respectively. Therefore, the transfer function of the DC voltage loop is as follows:
The transfer function of the Type II controller is defined as follows:
It follows that the loop gain can be expressed as follows: 
where kdc represents the conversion factor from AC side to DC side. According to Equations (38) and (39), we can obtain the transfer function of DC side voltage:
,
(40)
According to the above derivations, we can obtain the block diagram of a DC link voltage control loop with a type-II controller as shown in Figure 6 , where kvd and ks represent the sensing factors of DC voltage and AC current, respectively. Therefore, the transfer function of the DC voltage loop is as follows:
It follows that the loop gain can be expressed as follows: The main purpose of the Type II controller is to use an LPF to reduce possible interference affecting the DC link when the APF system compensates for PQ problems such as imbalance and harmonics in three-phase load currents. The crossover frequency is set at 1/500 of that of the current loop, the cut-off frequency of the LPF is set at 49 Hz, and the zero is designed at 1/5 of the crossover frequency of the DC loop: 
The gain of the plant at crossover frequency (GainHdc) can be calculated as follows: The main purpose of the Type II controller is to use an LPF to reduce possible interference affecting the DC link when the APF system compensates for PQ problems such as imbalance and harmonics in three-phase load currents. The crossover frequency is set at 1/500 of that of the current loop, the cut-off frequency of the LPF is set at 49 Hz, and the zero is designed at 1/5 of the crossover frequency of the DC loop:
The gain of the plant at crossover frequency (Gain Hdc ) can be calculated as follows:
The gain of the controller at the crossover frequency (Gain Gv1 ) is as follows:
Then, the required gain compensation at the designed crossover frequency can be calculated by:
Finally, the transfer function of the voltage controller is obtained:
The designed k P and k I are 0.5286 and 0.0001329397, respectively. Figure 7 shows the Bode plot of the controller and plant, where phase margin is 67 degrees.
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The gain of the controller at the crossover frequency (GainGv1) is as follows: (46)
Then, the required gain compensation at the designed crossover frequency can be calculated by: 
The designed kP and kI are 0.5286 and 0.0001329397, respectively. Figure 7 shows the Bode plot of the controller and plant, where phase margin is 67 degrees. 
Load Current Compensation Signals of APF
Using the SRF conversion technique, distorted and unbalanced three-phase load currents can be expressed as follows:
where iLd and iLq represent dq-axis load currents, Ld i and Lq i represent dq-axis load currents with the fundamental frequency, and Ld i  and Lq i  represent the dq-axis components that require compensation. In order to obtain the compensation signals of the active current (q axis) iLq * , iLq is firstly filtered with an LPF and then subtracted from q-axis current feedback signal (iLq), while the compensation signals of the reactive current (d axis) iLd * equals the whole d-axis current feedback signal (iLd), as shown in Figure 8 . 
where i Ld and i Lq represent dq-axis load currents, i Ld and i Lq represent dq-axis load currents with the fundamental frequency, and i Ld and i Lq represent the dq-axis components that require compensation. In order to obtain the compensation signals of the active current (q axis) i Lq * , i Lq is firstly filtered with an LPF and then subtracted from q-axis current feedback signal (i Lq ), while the compensation signals of the reactive current (d axis) i Ld * equals the whole d-axis current feedback signal (i Ld ), as shown in Figure 8 . 
Complete System of GaN-Based Shunt APF
According to Figure 8 , DC link voltage controller, and inductor current controllers, we can obtain the circuit configuration of the proposed GaN based three-phase APF system with the block diagram of complete control architecture, as shown in Figure 9 . 
Simulation Study and Results
With the design presented in the previous section, the proposed Gan-based shunt-type APF is tested for an integrated compensation of multiple power quality problems, including current harmonics, load current imbalance, and reactive currents. Powersim (PSIM) software is used to perform the simulation case of the abovementioned comparison tasks. The PSIM simulation model is shown in Figure 10 . 
Complete System of GaN-Based Shunt APF
Simulation Study and Results
Simulation Scenario
To demonstrate the performance of the proposed controllers, the integrated compensation for multiple load current quality problems with APF is simulated. In this case, the three-phase load bank consists of a balanced reactive load, an unbalance resistive load, and a non-linear load, as shown in Figure 11 . Table 1 shows the detailed values of the loads used. At first (t0-t1), the shunt APF, connected to a three-phase power grid with the line to line voltage of 110 V, 60 Hz, adjusts the DC link voltage to 200 V and the compensation function is not activated; at t1, compensation is activated to achieve a set of balanced grid currents, zero distortion, and unit power factor (PF), as shown in Figure 12 . Figures 13-17 show the corresponding simulation results, and Table 2 shows root-mean-square (RMS) currents and total harmonic distortion (THD) data before and after compensation. 
To demonstrate the performance of the proposed controllers, the integrated compensation for multiple load current quality problems with APF is simulated. In this case, the three-phase load bank consists of a balanced reactive load, an unbalance resistive load, and a non-linear load, as shown in Figure 11 . Table 1 shows the detailed values of the loads used. At first (t 0 -t 1 ), the shunt APF, connected to a three-phase power grid with the line to line voltage of 110 V, 60 Hz, adjusts the DC link voltage to 200 V and the compensation function is not activated; at t 1 , compensation is activated to achieve a set of balanced grid currents, zero distortion, and unit power factor (PF), as shown in Figure 12 . Figures 13-17 show the corresponding simulation results, and Table 2 shows root-mean-square (RMS) currents and total harmonic distortion (THD) data before and after compensation. 
To demonstrate the performance of the proposed controllers, the integrated compensation for multiple load current quality problems with APF is simulated. In this case, the three-phase load bank consists of a balanced reactive load, an unbalance resistive load, and a non-linear load, as shown in Figure 11 . Table 1 shows the detailed values of the loads used. At first (t0-t1), the shunt APF, connected to a three-phase power grid with the line to line voltage of 110 V, 60 Hz, adjusts the DC link voltage to 200 V and the compensation function is not activated; at t1, compensation is activated to achieve a set of balanced grid currents, zero distortion, and unit power factor (PF), as shown in Figure 12 . Figures 13-17 show the corresponding simulation results, and Table 2 shows root-mean-square (RMS) currents and total harmonic distortion (THD) data before and after compensation. Figure 13 . The grid-side phase-a voltage and three-phase currents/DC link voltage/shunt APF three-phase currents (t 0 -t 2 ).
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Hardware Implementation and Test Results
To verify the performance of the proposed GaN-based APF, this section presents the implementation of APF hardware prototype for verification and analysis based on the scenario arranged in the simulation case stated in the previous section. The photograph of the constructed GaN-based APF prototype is shown in Figure 18 , where the numbered devices are listed in Table 3 . A programmable three-phase AC power supply is adopted to emulate the grid voltage. The Texas Instruments (TI) microcontroller, TMS320F28335 (Texas Instruments, Dallas, TX, USA), is used to provide efficiency and flexibility in controller design. The system parameters and conditions of the experimental tests and measurement scenarios are the same as that used in the previous simulation case presented in Section 4.1. Figures 19-24 show a set of test results; Figure 19 shows the waveforms of measured phase-a voltage and three-phase currents of the grid from t 0 to t 2 . Figure 20 shows the DC link voltage and the output three-phase currents of the shunt APF from t 0 to t 2 . The related waveforms of grid phase-a voltage and three-phase currents and the fast Fourier transform (FFT) of the grid phase-a current before the before and after the APF is activated are shown in Figures 21 and 22 , respectively. As can be seen in Figure 22 , after the APF is activated the unbalanced and distorted currents have been well compensated and the current is in phase with the grid voltage achieving the control objective of unity power factor. To demonstrate the performance of the designed controllers, Figure 23 shows the command and feedback signals of DC link voltage and the PI controller output signals. The dq-axis current commands and feedback signals are shown in Figure 24 . To provide a set of quantitative results, Table 4 shows the measured RMS currents and calculated THD data before and after compensation. In the stage of hardware construction and tests, the system efficiencies at different switching frequencies are also explored. The arrangement of the test scenario and the detailed results are presented in the next section. Figure 23 shows the command and feedback signals of DC link voltage and the PI controller output signals. The dq-axis current commands and feedback signals are shown in Figure 24 . To provide a set of quantitative results, Table 4 shows the measured RMS currents and calculated THD data before and after compensation. In the stage of hardware construction and tests, the system efficiencies at different switching frequencies are also explored. The arrangement of the test scenario and the detailed results are presented in the next section. Table 3 . Devices in Figure 18a .
Number
Device Value/Part number (1) Microcontroller TMS320F28335
(2) Interface circuit of the microcontroller N/A (3)-(5) GaN HEMT pairs TPH3207 (6) and (7) DC link capacitors 680 mF/450 V (8)- (10) Filter inductors 0.5 mH (11)- (13) Filter capacitors 10 μF/300 V Figure 19 . Grid phase-a voltage and three-phase currents (t0-t2). Figure 18a .
Number Device Value/Part Number
(1) Microcontroller TMS320F28335 (2) Interface circuit of the microcontroller N/A (3)- (5) GaN HEMT pairs TPH3207 (6) and (7) DC link capacitors 680 mF/450 V (8)- (10) Filter inductors 0.5 mH (11)- (13) Filter capacitors 10 µF/300 V Table 3 . Devices in Figure 18a .
Number
(2) Interface circuit of the microcontroller N/A (3)-(5) GaN HEMT pairs TPH3207 (6) and (7) DC link capacitors 680 mF/450 V (8)- (10) Filter inductors 0.5 mH (11)- (13) Filter capacitors 10 μF/300 V Figure 19 . Grid phase-a voltage and three-phase currents (t0-t2). Figure 19 . Grid phase-a voltage and three-phase currents (t 0 -t 2 ). Figure 19 . Grid phase-a voltage and three-phase currents (t0-t2). 
Discussion
The Analysis of System Efficiency
In this paper, the system efficiencies at different switching frequencies (50 kHz, 80 kHz, and 100 kHz) and under different load levels are explored. Figure 25 shows the system block diagram of the efficiency tests. In this test, the AC terminals of the proposed three-phase GaN-based APF are connected to the three-phase power grid having the line to line voltage of 110 V and its DC terminal voltage is regulated at the designed 200 V by the proposed voltage controller of the APF. For testing the APF efficiencies under different load levels, a programmable electronic load is connected to the DC terminal of the APF. By setting different P dc and measuring the corresponding P ac , the efficiency at a specific power level and switching frequency can be readily calculated. In this paper, three switching frequencies, i.e., 50, 80, and 100 kHz were tested. The calculated results are graphically shown in Figure 26 . As can be seen in Figure 26 , the maximum efficiency appears at about 50% of the rated load and it is found that when the switching frequency increases the efficiency decreases. This is mainly due to the increase in switching losses.
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In this paper, the system efficiencies at different switching frequencies (50 kHz, 80 kHz, and 100 kHz) and under different load levels are explored. Figure 25 shows the system block diagram of the efficiency tests. In this test, the AC terminals of the proposed three-phase GaN-based APF are connected to the three-phase power grid having the line to line voltage of 110 V and its DC terminal voltage is regulated at the designed 200 V by the proposed voltage controller of the APF. For testing the APF efficiencies under different load levels, a programmable electronic load is connected to the DC terminal of the APF. By setting different Pdc and measuring the corresponding Pac, the efficiency at a specific power level and switching frequency can be readily calculated. In this paper, three switching frequencies, i.e., 50, 80, and 100 kHz were tested. The calculated results are graphically shown in Figure 26 . As can be seen in Figure 26 , the maximum efficiency appears at about 50% of the rated load and it is found that when the switching frequency increases the efficiency decreases. This is mainly due to the increase in switching losses.
Programmable
Electronic Load In the aspect of the efficiency comparison with different technologies, it is indeed difficult to establish a fair comparative basis due to some system constrains, e.g., the switching technique used, system capacities, quality of components used, and the control functions designed for the circuits. To provide a set comparative result, three recently published technical papers [16] [17] [18] using different technologies are summarized in Table 5 . Figure 27 shows a set of thermographic photos (using FLIER-E63900, T198547, E4) of the proposed GaN-based three-phase APF prototype operating under the rated capacity of 2 kW with different switching frequencies. As can be seen in the photos, the temperature of the switching devices increases as the switching frequency increases and the temperature of capacitors and the circuit board remain under 25 • C. Table 6 shows the summary of the recorded temperature data gathered from the presented thermographic photos. Based on the results of thermographic analysis, it has been found that the greatest losses are located at the six power-switching devices and the three relays which are designed for ensuring a successful synchronizing control with the power grid to which the proposed APF is connected. It should be noted that in practice, these relays can be removed after the overall control system of the APF has been properly tuned. This means that the maximum efficiency of the proposed GaN-based APF can be further improved. gathered from the presented thermographic photos. Based on the results of thermographic analysis, it has been found that the greatest losses are located at the six power-switching devices and the three relays which are designed for ensuring a successful synchronizing control with the power grid to which the proposed APF is connected. It should be noted that in practice, these relays can be removed after the overall control system of the APF has been properly tuned. This means that the maximum efficiency of the proposed GaN-based APF can be further improved. 
3-P GaN based APF
The Thermographic Analysis of the System
Sensed object
Operating temperature (°C) TPH3207 @ 50kHz switching frequency 40.9 TPH3207 @ 80kHz switching frequency 46.7 
Related Technical Issues
As mentioned previously, the proposed GaN-based three-phase APF circuit prototype is demonstrated for the first time. There are some technical issues to be further improved. These include: (1) the driving circuits can be improved to achieve higher switching frequency and to reduce the size of inductors; (2) the three relays can be removed or replaced with new devices having better quality in conduction losses to increase the overall system efficiency; (3) the layout of the circuit can be improved to reduce the noise level in current-and voltage-sensing mechanisms. It is important to note that the noise level in sensing signals constitutes the operating limits of the switching frequency of the proposed GaN-based APF circuit.
Conclusions
It has been expected that the mass application of RE-based distributed generation (DG) microgrids or smart grids, and various static and dynamic nonlinear loads is the future trend of development in power systems. To ensure an acceptable PQ level, the development of advanced PQ compensation schemes using new technologies in terms of power-switching devices and state-of-the-art control algorithms is a significant task. In this aspect, this paper has demonstrated, for the first time, a shunt-type GaN HEMTs-based three-phase APF controlled by DSP systems and type II controllers to achieve simultaneous compensation for current harmonics, load imbalance, and reactive currents. Based on the results obtained from simulation and the hardware tests, the proposed 2-kVA GaN-based three-phase shunt APF prototype with digitally integrated control scheme is able to achieve satisfactory compensation results in improving system-wide load current quality of a complex load network consisting of distorted, non-linear and unbalanced loads. In this study, the TPH3207 power switching devices and Si8271 driving integrated circuits (ICs) are successfully adopted. It has been found that GaN HEMTs provide superior performance to conventional Si-based power switches in terms of switching frequency, temperature feature and system efficiency. To further evaluate the system performance of the constructed GaN-based circuit prototype, in terms of efficiency, hotspot distribution and power losses in components, a thermographic analysis has been carried out. Results and discussions for improving the proposed implementation scheme have been presented. With the proposed APF operating at 50 kHz switching frequency, the THD and UR of the three-phase grid currents can be greatly reduced. The best THD improvement recorded is from 20.23% to 4.15% and UR is from 14.83% to 2.13% and the highest system efficiency of 97.2% has been achieved. For future research works, better circuit components and GaN HEMT driving methods based on a bootstrap design can be used for achieving higher switching frequency and better system performance. 
